![]() |
|||||||||||
|
|
|||||||||||
![]() |
|||||||||||
|
VLSI Design |
|||||||||||
| Related Links | |||||||||||
|
|
|||||||||||
Why VLSI Design? To improve the infrastructure for VLSI further to achieve greater productivity and efficiency, there is a great surge in demand for people with expertise in this field. With this demand, the opportunities in the VLSI domain have multiplied in the recent past necessitating thrust on grooming industry ready professionals. There are tremendous opportunities to work and to grow in the field of VLSI Design. This is truly a sunrise industry.
Objective The main objective of the course is to provide a comprehensive and state of the art knowledge in the area of VLSI Design. The course emphasis is on the structure and function of the complete system. A detailed study of the subsystems that comprises the overall system is carried out.
The technical knowledge provided in the course on different aspects of the system will help the participant in understanding the functioning of the system. This will further help in providing the necessary expertise required by the industry.
Eligibility B.E. / B.Tech in Electronics, Computer Science, Instrumentations and Electrical Engineering discipline with a minimum of 60% aggregate. Final year students with good Academic track record can also apply. |
|||||||||||
|
|
|||||||||||
| Hardware & Networking | |||||||||||
|
|
|||||||||||
| News & Events | |||||||||||
| Academic Projects | |||||||||||
|
|
|||||||||||
| Student Testimonials | |||||||||||
|
|
|||||||||||
| Enquiry Form | |||||||||||
|
|
|||||||||||
Course
Content |
|||||||||||
|
Certificate Course in VLSI Design
Module 1 (Front End)
Digital Electronics, STA, VHDL, Verilog, SIMULATION &
SYSTHESIS, PLD
Module 2 ( Verification) System Verilog, Perl Traditional verification approaches and issues related to it, The Verilog solution, Introduction to Coverage Driven Verification (CDV) methodology. Classes, Properties, dmethods, Constructors, Data hiding, Encapsulation, Polymorphism, Inheritance, Constrained-Random Generation, Random variables, The randomize () Function, Defining constraints. Coverage & assertions with tool related Scripting language PERL.
Course Duration The Course duration is 240 hrs. - 60 Working Days (inclusive of Project) ................................................................................................................................................................................................ |
|||||||||||
|
Home
| About Us |
Group Companies | Services
| Alliances
| Careers |
Contact Us
Copyright © UTL Technologies 2007. All rights
reserved |
|||||||||||